Differences
This shows you the differences between two versions of the page.
| Next revision | Previous revision | ||
| wiki_page [2020/03/31 13:16] – created 0.0.0.0 | wiki_page [2020/04/01 11:18] (current) – reric | ||
|---|---|---|---|
| Line 1: | Line 1: | ||
| - | ====== | + | ====== |
| **Cadence Software at Stanford University** | **Cadence Software at Stanford University** | ||
| Line 6: | Line 6: | ||
| **List of Cadence Software Available** | **List of Cadence Software Available** | ||
| + | | ||
| - | *Virtuoso Design Environment | + | |
| + | - Schematic Editor | ||
| + | - Layout | ||
| + | - ADE | ||
| - | - Schematic Editor< | + | * Circuit Simulation |
| + | | ||
| - | *Circuit Simulation | + | |
| + | - Quantus QRC | ||
| + | - Physical Verification System | ||
| - | - Spectre | + | * Design for Manufacturing |
| + | | ||
| - | *Physical Verification | + | |
| + | - Tempus | ||
| - | - Quantus QRC< | + | * Digital Implementation |
| + | | ||
| + | | ||
| + | - Virtuoso Digital Implementation | ||
| - | *Design for Manufacturing | + | |
| + | - Modus | ||
| - | - Voltus | + | * Formal Verification |
| + | | ||
| - | *Signal Integrity | + | |
| + | * Synthesis | ||
| + | - Genus | ||
| + | - Stratus HLS | ||
| - | - Tempus | + | * PCB Design and Verification |
| + | | ||
| - | *Digital Implementation | + | |
| + | * Liberate | ||
| - | - Innovus< | + | **Research Groups Using Cadence Tools** |
| - | *Test | ||
| - | |||
| - | - Modus | ||
| - | |||
| - | *Formal Verification | ||
| - | |||
| - | - Conformal | ||
| - | |||
| - | *JasperGold Formal Verification Platform | ||
| - | *Synthesis | ||
| - | |||
| - | - Genus< | ||
| - | |||
| - | *PCB Design and Verification | ||
| - | |||
| - | - Allegero | ||
| - | |||
| - | *Incisive | ||
| - | *Liberate | ||
| - | |||
| - | **Research Groups Using Cadence Tools**< | ||
| [[http:// | [[http:// | ||